3D semiconductor device and structure

ABSTRACT

A 3D semiconductor device, the device including: a first single crystal layer including a plurality of first transistors; at least one metal layer interconnecting the first transistors, a portion of the first transistors forming a plurality of logic gates; a plurality of second transistors overlaying the first single crystal layer; at least one connection from the plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying the plurality of second transistors, where the plurality of second transistors are self-aligned to the plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, where the first memory array includes the plurality of second transistors and the second memory array includes the plurality of third transistors.

FIELD OF THE INVENTION

This application relates to the general field of Integrated Circuit (IC) devices and fabrication methods, and more particularly to multilayer or Three Dimensional Integrated Circuit (3D-IC) devices and fabrication methods.

DISCUSSION OF BACKGROUND ART

Over the past 40 years, there has been a dramatic increase in functionality and performance of Integrated Circuits (ICs). This has largely been due to the phenomenon of “scaling”; i.e., component sizes within ICs have been reduced (“scaled”) with every successive generation of technology. There are two main classes of components in Complementary Metal Oxide Semiconductor (CMOS) ICs, namely transistors and wires. With “scaling”, transistor performance and density typically improve and this has contributed to the previously-mentioned increases in IC performance and functionality. However, wires (interconnects) that connect together transistors degrade in performance with “scaling”. The situation today is that wires dominate the performance, functionality and power consumption of ICs.

3D stacking of semiconductor devices or chips is one avenue to tackle the wire issues. By arranging transistors in 3 dimensions instead of 2 dimensions (as was the case in the 1990s), the transistors in ICs can be placed closer to each other. This reduces wire lengths and keeps wiring delay low.

There are many techniques to construct 3D stacked integrated circuits or chips including:

-   -   Through-silicon via (TSV) technology: Multiple layers of         transistors (with or without wiring levels) can be constructed         separately. Following this, they can be bonded to each other and         connected to each other with through-silicon vias (TSVs).     -   Monolithic 3D technology: With this approach, multiple layers of         transistors and wires can be monolithically constructed. Some         monolithic 3D and 3DIC approaches are described in U.S. Pat.         Nos. 8,273,610, 8,298,875, 8,362,482, 8,378,715, 8,379,458,         8,450,804, 8,557,632, 8,574,929, 8,581,349, 8,642,416,         8,669,778, 8,674,470, 8,687,399, 8,742,476, 8,803,206,         8,836,073, 8,902,663, 8,994,404, 9,023,688, 9,029,173,         9,030,858, 9,117,749, 9,142,553, 9,219,005, 9,385,058,         9,509,313, 9,640,531, 9,691,760, 9,711,407, 9,721,927,         9,871,034; and pending U.S. Patent Application Publications and         applications; 2017/0117291, 2017/0133395, 2017/0207214,         2017/0221761, 15/173,686, 62/539,054, 62/562,457; and         International Applications: PCT/US2010/052093,         PCT/US2011/042071, PCT/US2016/52726, PCT/US2017/052359. The         entire contents of the foregoing patents, publications, and         applications are incorporated herein by reference.

Electro-Optics: There is also work done for integrated monolithic 3D including layers of different crystals, such as U.S. Pat. Nos. 8,283,215, U.S. Pat. Nos. 8,163,581, 8,753,913, 8,823,122, 9,197,804, 9,419,031; and U.S. patent application publication 2016/0064439. The entire contents of the foregoing patents, publications, and applications are incorporated herein by reference.

Regardless of the technique used to construct 3D stacked integrated circuits or chips, heat removal is a serious issue for this technology. For example, when a layer of circuits with power density P is stacked atop another layer with power density P, the net power density is 2P. Removing the heat produced due to this power density is a significant challenge. In addition, many heat producing regions in 3D stacked integrated circuits or chips have a high thermal resistance to the heat sink, and this makes heat removal even more difficult.

Several solutions have been proposed to tackle this issue of heat removal in 3D stacked integrated circuits and chips. These are described in the following paragraphs.

Publications have suggested passing liquid coolant through multiple device layers of a 3D-IC to remove heat. This is described in “Microchannel Cooled 3D Integrated Systems”, Proc. Intl. Interconnect Technology Conference, 2008 by D. C. Sekar, et al., and “Forced Convective Interlayer Cooling in Vertically Integrated Packages,” Proc. Intersoc. Conference on Thermal Management (ITHERM), 2008 by T. Brunschweiler, et al.

Thermal vias have been suggested as techniques to transfer heat from stacked device layers to the heat sink. Use of power and ground vias for thermal conduction in 3D-ICs has also been suggested. These techniques are described in “Allocating Power Ground Vias in 3D ICs for Simultaneous Power and Thermal Integrity” ACM Transactions on Design Automation of Electronic Systems (TODAES), May 2009 by Hao Yu, Joanna Ho and Lei He.

Other techniques to remove heat from 3D Integrated Circuits and Chips will be beneficial.

Additionally the 3D technology according to some embodiments of the invention may enable some very innovative IC alternatives with reduced development costs, increased yield, and other illustrative benefits.

SUMMARY

The invention may be directed to multilayer or Three Dimensional Integrated Circuit (3D IC) devices and fabrication methods.

In one aspect, a 3D semiconductor device, the device comprising: a first single crystal layer comprising a plurality of first transistors; at least one metal layer interconnecting said first transistors, a portion of said first transistors forming a plurality of logic gates; a plurality of second transistors overlaying said first single crystal layer; at least one connection from said plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying said plurality of second transistors, wherein said plurality of second transistors are self-aligned to said plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, wherein said first memory array comprises said plurality of second transistors and said second memory array comprises said plurality of third transistors, wherein at least one of said plurality of second transistors comprises a polysilicon channel, wherein at least one of said plurality of second transistors is a junction-less transistor, and wherein each of said plurality of second transistors comprises a gate.

In another aspect, a 3D semiconductor device, the device comprising: a first single crystal layer comprising a plurality of first transistors; at least one metal layer interconnecting said first transistors, a portion of said first transistors forming a plurality of logic gates; a plurality of second transistors overlaying said first single crystal layer; at least one connection from said plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying said plurality of second transistors, wherein said plurality of second transistors are self-aligned to said plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, wherein said first memory array comprises said plurality of second transistors and said second memory array comprises said plurality of third transistors, wherein at least one of said plurality of second transistors comprises a polysilicon channel, wherein at least one of said plurality of second transistors is a junction-less transistor, and said device further comprising: a first set of external connections underlying said one metal layer to connect said device to a first external device; and a second set of external connections overlying said one metal layer to connect said device to a second external device, wherein said first set of external connections comprises said plurality of through silicon vias (TSVs).

In another aspect, a 3D semiconductor device, the device comprising: a first single crystal layer comprising a plurality of first transistors; at least one metal layer interconnecting said first transistors, a portion of said first transistors forming a plurality of logic gates; a plurality of second transistors overlaying said first single crystal layer; at least one connection from said plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying said plurality of second transistors, wherein said plurality of second transistors are self-aligned to said plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, wherein said first memory array comprises said plurality of second transistors and said second memory array comprises said plurality of third transistors.

BRIEF DESCRIPTION OF THE DRAWINGS

Various embodiments of the invention will be understood and appreciated more fully from the following detailed description, taken in conjunction with the drawings in which:

FIGS. 1A-1E are exemplary drawing illustrations of a layer transfer flow using ion-cut in which a top layer of doped Si is layer transferred atop a generic bottom layer;

FIGS. 2A-2K are exemplary drawing illustrations of a zero-mask per layer 3D floating body DRAM;

FIGS. 3A-3J are exemplary drawing illustrations of a zero-mask per layer 3D resistive memory with a junctionless transistor;

FIGS. 4A-4K are exemplary drawing illustrations of an alternative zero-mask per layer 3D resistive memory;

FIGS. 5A-5G are exemplary drawing illustrations of a zero-mask per layer 3D charge-trap memory;

FIGS. 6A-6C are exemplary drawing illustrations of a technique to construct dopant segregated transistors compatible with 3D stacking;

FIG. 7 is an exemplary drawing illustration of a partitioning of a circuit design into three layers of a 3D-IC;

FIG. 8 is an exemplary drawing illustration of a carrier substrate with an integrated heat sink/spreader and/or optically reflective layer;

FIGS. 9A-9F are exemplary drawing illustrations of a process flow for manufacturing fully depleted Recessed Channel Array Transistors (FD-RCAT);

FIGS. 10A-10F are exemplary drawing illustrations of the integration of a shield/heat sink layer in a 3D-IC; and

FIGS. 11A-11G are exemplary drawing illustrations of a process flow for manufacturing fully depleted Recessed Channel Array Transistors (FD-RCAT) with an integrated shield/heat sink layer.

DETAILED DESCRIPTION

Various embodiments of inventions are now described with reference to the drawing figures. Persons of ordinary skill in the art will appreciate that the description and figures illustrate rather than limit the invention and that in general the figures are not drawn to scale for clarity of presentation. Such skilled persons will also realize that many more embodiments are possible by applying the inventive principles contained herein and that such embodiments fall within the scope of the invention which is not to be limited except by the appended claims.

Some drawing figures may describe process flows for building devices. These process flows, which may be a sequence of steps for building a device, may have many structures, numerals and labels that may be common between two or more adjacent steps. In such cases, some labels, numerals and structures used for a certain step's figure may have been described in the previous steps' figures.

FIGS. 1A-1E describes an ion-cut flow for layer transferring a single crystal silicon layer atop any generic bottom layer 102. The bottom layer 102 can be a single crystal silicon layer. Alternatively, it can be a wafer having transistors with wiring layers above it. This process of ion-cut based layer transfer may include several steps, as described in the following sequence:

Step (A): A silicon dioxide layer 104 is deposited above the generic bottom layer 102. FIG. 1A illustrates the structure after Step (A) is completed.

Step (B): The top layer of doped or undoped silicon 106 to be transferred atop the bottom layer is processed and an oxide layer 108 is deposited or grown above it. FIG. 1B illustrates the structure after Step (B) is completed.

Step (C): Hydrogen is implanted into the top layer silicon 106 with the peak at a certain depth to create the hydrogen plane 110. Alternatively, another atomic species such as helium or boron can be implanted or co-implanted. FIG. 1C illustrates the structure after Step (C) is completed.

Step (D): The top layer wafer shown after Step (C) is flipped and bonded atop the bottom layer wafer using oxide-to-oxide bonding. FIG. 1D illustrates the structure after Step (D) is completed.

Step (E): A cleave operation is performed at the hydrogen plane 110 using an anneal. Alternatively, a sideways mechanical force may be used. Further details of this cleave process are described in “Frontiers of silicon-on-insulator,” J. Appl. Phys. 93, 4955-4978 (2003) by G. K. Celler and S. Cristoloveanu (“Celler”) and “Mechanically induced Si layer transfer in hydrogen-implanted Si wafers,” Appl. Phys. Lett., vol. 76, pp. 1370-1372, 1000 by K. Henttinen, I. Suni, and S. S. Lau (“Hentinnen”). Following this, a Chemical-Mechanical-Polish (CMP) is done. FIG. 1E illustrates the structure after Step (E) is completed.

FIG. 2A-K describe an alternative process flow to construct a horizontally-oriented monolithic 3D DRAM. This monolithic 3D DRAM utilizes the floating body effect and double-gate transistors. No mask is utilized on a “per-memory-layer” basis for the monolithic 3D DRAM concept shown in FIG. 2A-K, and all other masks are shared between different layers. The process flow may include several steps in the following sequence.

Step (A): Peripheral circuits with tungsten wiring 202 are first constructed and above this oxide layer 204 is deposited. FIG. 2A shows a drawing illustration after Step (A).

Step (B): FIG. 2B illustrates the structure after Step (B). A p− Silicon wafer 208 has an oxide layer 206 grown or deposited above it. Following this, hydrogen is implanted into the p− Silicon wafer at a certain depth indicated by 214. Alternatively, some other atomic species such as Helium could be (co-)implanted. This hydrogen implanted p− Silicon wafer 208 forms the top layer 210. The bottom layer 212 may include the peripheral circuits 202 with oxide layer 204. The top layer 210 is flipped and bonded to the bottom layer 212 using oxide-to-oxide bonding.

Step (C): FIG. 2C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) is cleaved at the hydrogen plane 214 using either a anneal or a sideways mechanical force or other means. A CMP process is then conducted. A layer of silicon oxide 218 is then deposited atop the p− Silicon layer 216. At the end of this step, a single-crystal p− Silicon layer 216 exists atop the peripheral circuits, and this has been achieved using layer-transfer techniques.

Step (D): FIG. 2D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple p− silicon layers 220 are formed with silicon oxide layers in between.

Step (E): FIG. 2E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure.

Step (F): FIG. 2F illustrates the structure after Step (F). Gate dielectric 226 and gate electrode 224 are then deposited following which a CMP is done to planarize the gate electrode 224 regions. Lithography and etch are utilized to define gate regions.

Step (G): FIG. 2G illustrates the structure after Step (G). Using the hard mask defined in Step (F), p− regions not covered by the gate are implanted to form n+ regions. Spacers are utilized during this multi-step implantation process and layers of silicon present in different layers of the stack have different spacer widths to account for lateral straggle of buried layer implants. Bottom layers could have larger spacer widths than top layers. A thermal annealing step, such as a RTA or spike anneal or laser anneal or flash anneal, is then conducted to activate n+ doped regions.

Step (H): FIG. 2H illustrates the structure after Step (H). A silicon oxide layer 230 is then deposited and planarized For clarity, the silicon oxide layer is shown transparent, along with word-line (WL) 232 and source-line (SL) 234 regions.

Step (I): FIG. 2I illustrates the structure after Step (I). Bit-line (BL) contacts 236 are formed by etching and deposition. These BL contacts are shared among all layers of memory.

Step (J): FIG. 2J illustrates the structure after Step (J). BLs 238 are then constructed. Contacts are made to BLs, WLs and SLs of the memory array at its edges. SL contacts can be made into stair-like structures using techniques described in “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be done in steps prior to Step (J) as well.

FIG. 2K shows cross-sectional views of the array for clarity. Double-gated transistors may be utilized along with the floating body effect for storing information.

A floating-body DRAM has thus been constructed, with (1) horizontally-oriented transistors—i.e. current flowing in substantially the horizontal direction in transistor channels (2) some of the memory cell control lines, e.g., source-lines SL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates simultaneously deposited over multiple memory layers, and (4) monocrystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut.

While many of today's memory technologies rely on charge storage, several companies are developing non-volatile memory technologies based on resistance of a material changing. Examples of these resistance-based memories include phase change memory, Metal Oxide memory, resistive RAM (RRAM), memristors, solid-electrolyte memory, ferroelectric RAM, conductive bridge RAM, and MRAM. Background information on these resistive-memory types is given in “Overview of candidate device technologies for storage-class memory,” IBM Journal of Research and Development, vol.52, no.4.5, pp. 449-464, July 2008 by Burr, G. W.; Kurdi, B. N.; Scott, J. C.; Lam, C. H.; Gopalakrishnan, K.; Shenoy, R. S.

FIG. 3A-J describe a novel memory architecture for resistance-based memories, and a procedure for its construction. The memory architecture utilizes junction-less transistors and has a resistance-based memory element in series with a transistor selector. No mask is utilized on a “per-memory-layer” basis for the monolithic 3D resistance change memory (or resistive memory) concept shown in FIG. 3A-J, and all other masks are shared between different layers. The process flow may include several steps that occur in the following sequence.

Step (A): Peripheral circuits 302 are first constructed and above this oxide layer 304 is deposited. FIG. 3A shows a drawing illustration after Step (A).

Step (B): FIG. 3B illustrates the structure after Step (B). N+ Silicon wafer 308 has an oxide layer 306 grown or deposited above it. Following this, hydrogen is implanted into the n+ Silicon wafer at a certain depth indicated by 314. Alternatively, some other atomic species such as Helium could be (co-)implanted. This hydrogen implanted n+ Silicon wafer 308 forms the top layer 310. The bottom layer 312 may include the peripheral circuits 302 with oxide layer 304. The top layer 310 is flipped and bonded to the bottom layer 312 using oxide-to-oxide bonding.

Step (C): FIG. 3C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) is cleaved at the hydrogen plane 314 using either a anneal or a sideways mechanical force or other means. A CMP process is then conducted. A layer of silicon oxide 318 is then deposited atop the n+ Silicon layer 316. At the end of this step, a single-crystal n+ Si layer 316 exists atop the peripheral circuits, and this has been achieved using layer-transfer techniques.

Step (D): FIG. 3D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple n+ silicon layers 320 are formed with silicon oxide layers in between.

Step (E): FIG. 3E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure.

Step (F): FIG. 3F illustrates the structure after Step (F). Gate dielectric 326 and gate electrode 324 are then deposited following which a CMP is performed to planarize the gate electrode 324 regions. Lithography and etch are utilized to define gate regions.

Step (G): FIG. 3G illustrates the structure after Step (G). A silicon oxide layer 330 is then deposited and planarized The silicon oxide layer is shown transparent in the figure for clarity, along with word-line (WL) 332 and source-line (SL) 334 regions.

Step (H): FIG. 3H illustrates the structure after Step (H). Vias are etched through multiple layers of silicon and silicon dioxide as shown in the figure. A resistance change memory material 336 is then deposited (preferably with atomic layer deposition (ALD)). Examples of such a material include hafnium oxide, well known to change resistance by applying voltage. An electrode for the resistance change memory element is then deposited (preferably using ALD) and is shown as electrode/BL contact 340. A CMP process is then conducted to planarize the surface. It can be observed that multiple resistance change memory elements in series with junction-less transistors are created after this step.

Step (I): FIG. 31 illustrates the structure after Step (I). BLs 338 are then constructed. Contacts are made to BLs, WLs and SLs of the memory array at its edges. SL contacts can be made into stair-like structures using techniques described in in “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be achieved in steps prior to Step (I) as well.

FIG. 3J shows cross-sectional views of the array for clarity.

A 3D resistance change memory has thus been constructed, with (1) horizontally-oriented transistors—i.e. current flowing in substantially the horizontal direction in transistor channels, (2) some of the memory cell control lines, e.g., source-lines SL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates that are simultaneously deposited over multiple memory layers for transistors, and (4) monocrystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut.

FIG. 4A-K describe an alternative process flow to construct a horizontally-oriented monolithic 3D resistive memory array. This embodiment has a resistance-based memory element in series with a transistor selector. No mask is utilized on a “per-memory-layer” basis for the monolithic 3D resistance change memory (or resistive memory) concept shown in FIG. 4A-K, and all other masks are shared between different layers. The process flow may include several steps as described in the following sequence.

Step (A): Peripheral circuits with tungsten wiring 402 are first constructed and above this oxide layer 404 is deposited. FIG. 4A shows a drawing illustration after Step (A).

Step (B): FIG. 4B illustrates the structure after Step (B). A p− Silicon wafer 408 has an oxide layer 406 grown or deposited above it. Following this, hydrogen is implanted into the p− Silicon wafer at a certain depth indicated by 414. Alternatively, some other atomic species such as Helium could be (co-)implanted. This hydrogen implanted p− Silicon wafer 408 forms the top layer 410. The bottom layer 412 may include the peripheral circuits 402 with oxide layer 404. The top layer 410 is flipped and bonded to the bottom layer 412 using oxide-to-oxide bonding.

Step (C): FIG. 4C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) is cleaved at the hydrogen plane 414 using either a anneal or a sideways mechanical force or other means. A CMP process is then conducted. A layer of silicon oxide 418 is then deposited atop the p− Silicon layer 416. At the end of this step, a single-crystal p− Silicon layer 416 exists atop the peripheral circuits, and this has been achieved using layer-transfer techniques.

Step (D): FIG. 4D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple p− silicon layers 420 are formed with silicon oxide layers in between.

Step (E): FIG. 4E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure.

Step (F): FIG. 4F illustrates the structure on after Step (F). Gate dielectric 426 and gate electrode 424 are then deposited following which a CMP is done to planarize the gate electrode 424 regions. Lithography and etch are utilized to define gate regions.

Step (G): FIG. 4G illustrates the structure after Step (G). Using the hard mask defined in Step (F), p− regions not covered by the gate are implanted to form n+ regions. Spacers are utilized during this multi-step implantation process and layers of silicon present in different layers of the stack have different spacer widths to account for lateral straggle of buried layer implants. Bottom layers could have larger spacer widths than top layers. A thermal annealing step, such as a RTA or spike anneal or laser anneal or flash anneal, is then conducted to activate n+ doped regions.

Step (H): FIG. 4H illustrates the structure after Step (H). A silicon oxide layer 430 is then deposited and planarized The silicon oxide layer is shown transparent in the figure for clarity, along with word-line (WL) 432 and source-line (SL) 434 regions.

Step (I): FIG. 4I illustrates the structure after Step (I). Vias are etched through multiple layers of silicon and silicon dioxide as shown in the figure. A resistance change memory material 436 is then deposited (preferably with atomic layer deposition (ALD)). Examples of such a material include hafnium oxide, which is well known to change resistance by applying voltage. An electrode for the resistance change memory element is then deposited (preferably using ALD) and is shown as electrode/BL contact 440. A CMP process is then conducted to planarize the surface. It can be observed that multiple resistance change memory elements in series with transistors are created after this step.

Step (J): FIG. 4J illustrates the structure after Step (J). BLs 438 are then constructed. Contacts are made to BLs, WLs and SLs of the memory array at its edges. SL contacts can be made into stair-like structures using techniques described in “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be done in steps prior to Step (I) as well.

FIG. 4K shows cross-sectional views of the array for clarity.

A 3D resistance change memory has thus been constructed, with (1) horizontally-oriented transistors—i.e. current flowing in substantially the horizontal direction in transistor channels, (2) some of the memory cell control lines—e.g., source-lines SL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates simultaneously deposited over multiple memory layers for transistors, and (4) monocrystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut.

While resistive memories described previously form a class of non-volatile memory, others classes of non-volatile memory exist. NAND flash memory forms one of the most common non-volatile memory types. It can be constructed of two main types of devices: floating-gate devices where charge is stored in a floating gate and charge-trap devices where charge is stored in a charge-trap layer such as Silicon Nitride. Background information on charge-trap memory can be found in “Integrated Interconnect Technologies for 3D Nanoelectronic Systems”, Artech House, 2009 by Bakir and Meindl (“Balch”) and “A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device,” Symposium on VLSI Technology, 2010 by Hang-Ting Lue, et al. The architectures shown in FIG. 5A-G are relevant for any type of charge-trap memory.

FIG. 5A-G describes a memory architecture for single-crystal 3D charge-trap memories, and a procedure for its construction. It utilizes junction-less transistors. No mask is utilized on a “per-memory-layer” basis for the monolithic 3D charge-trap memory concept shown in FIG. 5A-G, and all other masks are shared between different layers. The process flow may include several steps as described in the following sequence.

Step (A): Peripheral circuits 502 are first constructed and above this oxide layer 504 is deposited. FIG. 5A shows a drawing illustration after Step (A).

Step (B): FIG. 5B illustrates the structure after Step (B). A wafer of n+ Silicon 508 has an oxide layer 506 grown or deposited above it. Following this, hydrogen is implanted into the n+ Silicon wafer at a certain depth indicated by 514. Alternatively, some other atomic species such as Helium could be implanted. This hydrogen implanted n+ Silicon wafer 508 forms the top layer 510. The bottom layer 512 may include the peripheral circuits 502 with oxide layer 504. The top layer 510 is flipped and bonded to the bottom layer 512 using oxide-to-oxide bonding. Alternatively, n+ silicon wafer 508 may be doped differently, such as, for example, with elemental species that form a p+, or p−, or n− silicon wafer, or substantially absent of semiconductor dopants to form an undoped silicon wafer.

Step (C): FIG. 5C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) is cleaved at the hydrogen plane 514 using either a anneal or a sideways mechanical force or other means. A CMP process is then conducted. A layer of silicon oxide 518 is then deposited atop the n+ Silicon layer 516. At the end of this step, a single-crystal n+ Si layer 516 exists atop the peripheral circuits, and this has been achieved using layer-transfer techniques.

Step (D): FIG. 5D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple n+ silicon layers 520 are formed with silicon oxide layers in between.

Step (E): FIG. 5E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure.

Step (F): FIG. 5F illustrates the structure after Step (F). Gate dielectric 526 and gate electrode 524 are then deposited following which a CMP is done to planarize the gate electrode 524 regions. Lithography and etch are utilized to define gate regions. Gates of the NAND string 536 as well gates of select gates of the NAND string 538 are defined.

Step (G): FIG. 5G illustrates the structure after Step (G). A silicon oxide layer 530 is then deposited and planarized It is shown transparent in the figure for clarity. Word-lines, bit-lines and source-lines are defined as shown in the figure. Contacts are formed to various regions/wires at the edges of the array as well. SL contacts can be made into stair-like structures using techniques described in “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be performed in steps prior to Step (G) as well.

A 3D charge-trap memory has thus been constructed, with (1) horizontally-oriented transistors—i.e. current flowing in substantially the horizontal direction in transistor channels, (2) some of the memory cell control lines—e.g., bit lines BL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates simultaneously deposited over multiple memory layers for transistors, and (4) monocrystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut. This use of single-crystal silicon obtained with ion-cut is a key differentiator from past work on 3D charge-trap memories such as “A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device,” Symposium on VLSI Technology, 2010 by Hang-Ting Lue, et al. that used polysilicon.

An alternate method to obtain low temperature 3D compatible CMOS transistors residing in the same device layer of silicon is illustrated in FIG. 6A-C. As illustrated in FIG. 6A, a layer of p− monocrystalline silicon 602 may be transferred onto a bottom layer of transistors and wires 600 utilizing previously described layer transfer techniques. As illustrated in FIG. 6C, n-type well regions 604 and p-type well regions 606 may be formed by conventional lithographic and ion implantation techniques. An oxide layer 608 may be grown or deposited prior to or after the lithographic and ion implantation steps. The dopants may be activated with a low wavelength optical anneal, such as a 550 nm laser anneal system manufactured by Applied Materials, that will not heat up the bottom layer of transistors and wires 600 beyond approximately 400° C., the temperature at which damage to the barrier metals containing the copper wiring of bottom layer of transistors and wires 600 may occur. At this step in the process flow, there is very little structure pattern in the top layer of silicon, which allows the effective use of the lower wavelength optical annealing systems, which are prone to pattern sensitivity issues thereby creating uneven heating. As illustrated in FIG. 6C, shallow trench regions 624 may be formed, and conventional CMOS transistor formation methods with dopant segregation techniques, including those previously described, may be utilized to construct CMOS transistors, including n-silicon regions 614, P+ silicon regions 628, silicide regions 626, PMOS gate stacks 634, p−silicon regions 616, N+ silicon regions 620, silicide regions 622, and NMOS gate stacks 632.

Persons of ordinary skill in the art will appreciate that the low temperature 3D compatible CMOS transistor formation method and techniques described in FIG. 6 may also utilize tungsten wiring for the bottom layer of transistors and wires 600 thereby increasing the temperature tolerance of the optical annealing utilized in FIG. 6B or 6C. Moreover, absorber layers, such as amorphous carbon, reflective layers, such as aluminum, or Brewster angle adjustments to the optical annealing may be utilized to optimize the implant activation and minimize the heating of lower device layers. Further, shallow trench regions 624 may be formed prior to the optical annealing or ion-implantation steps. Furthermore, channel implants may be performed prior to the optical annealing so that transistor characteristics may be more tightly controlled. Moreover, one or more of the transistor channels may be undoped by layer transferring an undoped layer of monocrystalline silicon in place of the layer of p− monocrystalline silicon 602. Further, the source and drain implants may be performed prior to the optical anneals. Moreover, the methods utilized in FIG. 6 may be applied to create other types of transistors, such as junction-less transistors or recessed channel transistors. Further, the FIG. 6 methods may be applied in conjunction with the hydrogen plasma activation techniques previously described in this document. Thus the invention is to be limited only by the appended claims.

Persons of ordinary skill in the art will appreciate that when multiple layers of doped or undoped single crystal silicon and an insulator, such as, for example, silicon dioxide, are formed as described above (e.g. additional Si/SiO2 layers 3024 and 3026 and first Si/SiO2 layer 3022 of incorporated references Ser. No. 15/201,430 and U.S. Pat. No. 9,385,088), that there are many other circuit elements which may be formed, such as, for example, capacitors and inductors, by subsequent processing. Moreover, it will also be appreciated by persons of ordinary skill in the art that the thickness and doping of the single crystal silicon layer wherein the circuit elements, such as, for example, transistors, are formed, may provide a fully depleted device structure, a partially depleted device structure, or a substantially bulk device structure substrate for each layer of a 3D IC or the single layer of a 2D IC.

Alternatively, another process could be used for forming activated source-drain regions. Dopant segregation techniques (DST) may be utilized to efficiently modulate the source and drain Schottky barrier height for both p and n type junctions. Metal or metals, such as platinum and nickel, may be deposited, and a silicide, such as Ni0.9Pt0.1Si, may formed by thermal treatment or an optical treatment, such as a laser anneal, following which dopants for source and drain regions may be implanted, such as arsenic and boron, and the dopant pile-up is initiated by a low temperature post-silicidation activation step, such as a thermal treatment or an optical treatment, such as a laser anneal. An alternate DST is as follows: Metal or metals, such as platinum and nickel, may be deposited, following which dopants for source and drain regions may be implanted, such as arsenic and boron, followed by dopant segregation induced by the silicidation thermal budget wherein a silicide, such as Ni0.9Pt0.1Si, may formed by thermal treatment or an optical treatment, such as a laser anneal. Alternatively, dopants for source and drain regions may be implanted, such as arsenic and boron, following which metal or metals, such as platinum and nickel, may be deposited, and a silicide, such as Ni0.9Pt0.1Si, may formed by thermal treatment or an optical treatment, such as a laser anneal Further details of these processes for forming dopant segregated source-drain regions are described in “Low Temperature Implementation of Dopant-Segregated Band-edger Metallic S/D junctions in Thin-Body SOI p-MOSFETs”, Proceedings IEDM, 2007, pp 147-150, by G. Larrieu, et al.; “A Comparative Study of Two Different Schemes to Dopant Segregation at NiSi/Si and PtSi/Si Interfaces for Schottky Barrier Height Lowering”, IEEE Transactions on Electron Devices, vol. 55, no. 1, January 2008, pp. 396-403, by Z. Qiu, et al.; and “High-k/Metal-Gate Fully Depleted SOI CMOS With Single-Silicide Schottky Source/Drain With Sub-30-nm Gate Length”, IEEE Electron Device Letters, vol. 31, no. 4, April 2010, pp. 275-277, by M. H. Khater, et al.

This embodiment of the invention advantageously uses this low-temperature source-drain formation technique and layer transfer techniques and produces 3D integrated circuits and chips.

Three dimensional devices offer a new possibility of partitioning designs into multiple layers or strata based various criteria, such as, for example, routing demands of device blocks in a design, lithographic process nodes, speed, cost, and density. Many of the criteria are illustrated in at least FIGS. 13, 210-215, and 239 and related specification sections in U.S. Patent Application Publication 2012/0129301 (allowed U.S. patent application Ser. No. 13/273,712, now U.S. Pat. No. 8,273,610), the contents are incorporated herein by reference. An additional criterion for partitioning decision-making may be one of trading cost for process complexity/attainment. For example, spacer based patterning techniques, wherein a lithographic critical dimension can be replicated smaller than the original image by single or multiple spacer depositions, spacer etches, and subsequent image (photoresist or prior spacer) removal, are becoming necessary in the industry to pattern smaller line-widths while still using the longer wavelength steppers and imagers. Other double, triple, and quad patterning techniques, such as pattern and cut, may also be utilized to overcome the lithographic constraints of the current imaging equipment. However, the spacer based and multiple pattering techniques are expensive to process and yield, and generally may be constraining to design and layout: they generally require regular patterns, sometimes substantially all parallel lines. An embodiment of the invention is to partition a design into those blocks and components that may be amenable and efficiently constructed by the above expensive patterning techniques onto one or more layers in the 3D-IC, and partition the other blocks and components of the design onto different layers in the 3D-IC. As illustrated in FIG. 7, third layer of circuits and transistors 704 may be stacked on top of second layer of circuits and transistors 702, which may be stacked on top of first layer/substrate of circuits and transistors 700. The formation of, stacking, and interconnect within and between the three layers may be done by techniques described herein, in the incorporated by reference documents, or any other 3DIC stacking technique that can form vertical interconnects of a density greater than 10,000 vias/cm². Partitioning of the overall device between the three layers may, for example, consist of the first layer/substrate of circuits and transistors 700 including the portion of the overall design wherein the blocks and components do not require the expensive patterning techniques discussed above; and second layer of circuits and transistors 702 may include a portion of the overall design wherein the blocks and components require the expensive patterning techniques discussed above, and may be aligned in, for example, the ‘x’ direction, and third layer of circuits and transistors 704 may include a portion of the overall design wherein the blocks and components require the expensive patterning techniques discussed above, and may be aligned in a direction different from second layer of circuits and transistors 702, for example, the ‘y’ direction (perpendicular to the second layer's pattern). The partitioning constraint discussed above related to process complexity/attainment may be utilized in combination with other partitioning constraints to provide an optimized fit to the design's logic and cost demands For example, the procedure and algorithm (illustrated in FIG. 239 and related specification found in the referenced patent document) to partition a design into two target technologies may be adapted to also include the constraints and criterion described herein FIG. 7.

Ion implantation damage repair, and transferred layer annealing, such as activating doping, may utilize carrier wafer liftoff techniques as illustrated in at least FIGS. 184-189 and related specification sections in U.S. Patent Application Publication 2012/0129301 (allowed U.S. patent application Ser. No. 13/273,712, now U.S. Pat. No. 8,273,610), the contents are incorporated herein by reference. High temperature glass carrier substrates/wafers may be utilized, but may locally be structurally damaged or de-bond from the layer being annealed when exposed to LSA (laser spike annealing) or other optical anneal techniques that may locally exceed the softening or outgassing temperature threshold of the glass carrier. An embodiment of the invention is to improve the heat-sinking capability and structural strength of the glass carrier by inserting a layer of a material that may have a greater heat capacity and/or heat spreading capability than glass or fused quartz, and may have an optically reflective property, for example, aluminum, tungsten or forms of carbon such as carbon nanotubes. As illustrated in FIG. 8, carrier substrate 899 may include substrate 800, heat sink reflector material 802, bonding material 804, and desired transfer layer 806. Substrate 800 may include, for example, monocrystalline silicon wafers, high temperature glass or fused quartz wafers/substrates, germanium wafers, InP wafers, or high temperature polymer substrates. Substrate 800 may have a thickness greater than about 50 um, such as 100 um, 1000 um, 1 mm, 2 mm, 5 mm to supply structural integrity for the subsequent processing. Heat sink reflector material 802 may include material that may have a greater heat capacity and/or heat spreading capability than glass or fused quartz, and may have an optically reflective property, for example, aluminum, tungsten, silicon based silicides, or forms of carbon such as carbon nanotubes. Bonding material 804 may include silicon oxides, indium tin oxides, fused quartz, high temperature glasses, and other optically transparent to the LSA beam or optical annealing wavelength materials. Bonding material 804 may have a thickness greater than about 5 nm, such as 10 nm, 20 nm, 100 nm, 200 nm, 300 nm, 500 nm. Desired transfer layer 806 may include any layer transfer devices and/or layer or layers contained herein this document or the referenced document, for example, the gate-last partial transistor layers, DRAM Si/SiO2 layers, sub-stack layers of circuitry, RCAT doped layers, or starting material doped monocrystalline silicon. Carrier substrate 899 may be exposed to an optical annealing beam, such as, for example, a laser-spike anneal beam from a commercial semiconductor material oriented single or dual-beam laser spike anneal DB-LSA system of Ultratech Inc., San Jose, Calif., USA or a short pulse laser (such as 160 ns), with 308 nm wavelength, such as offered by Excico of Gennevilliers, France. Optical anneal beam 808 may locally heat desired transfer layer 806 to anneal defects and/or activate dopants. The portion of the optical anneal beam 808 that is not absorbed by desired transfer layer 806 may pass through bonding material 804 and be absorbed and or reflected by heat sink reflector material 802. This may increase the efficiency of the optical anneal/activation of desired transfer layer 806, and may also provide a heat spreading capability so that the temperature of desired transfer layer 806 and bonding material 804 locally near the optical anneal beam 808, and in the beam's immediate past locations, may not exceed the debond temperature of the bonding material 804 to desired transfer layer 806 bond. The annealed and/or activated desired transfer layer 806 may be layer transferred to an acceptor wafer or substrate, as described, for example, in the referenced patent document FIG. 186. Substrate 800, heat sink reflector material 802, and bonding material 804 may be removed/decoupled from desired transfer layer 806 by being etched away or removed during the layer transfer process.

A planar fully depleted n-channel Recessed Channel Array Transistor (FD-RCAT) suitable for a monolithic 3D IC may be constructed as follows. The FD-RCAT may provide an improved source and drain contact resistance, thereby allowing for lower channel doping (such as undoped), and the recessed channel may provide for more flexibility in the engineering of channel lengths and transistor characteristics, and increased immunity from process variations. The buried doped layer and channel dopant shaping, even to an un-doped channel, may allow for efficient adaptive and dynamic body biasing to control the transistor threshold and threshold variations, as well as provide for a fully depleted or deeply depleted transistor channel. Furthermore, the recessed gate allows for an FD transistor but with thicker silicon for improved lateral heat conduction. FIG. 9A-F illustrates an exemplary n-channel FD-RCAT which may be constructed in a 3D stacked layer using procedures outlined below and in U.S. Patent Application Publication 2012/0129301 (allowed U.S. patent application Ser. No. 13/273,712, now U.S. Pat. No. 8,273,610) and pending U.S. patent application Ser. Nos. 13/441,923 and 13/099,010, now U.S. Pat. Nos. 8,557,632 and 8,581,349. The contents of the foregoing applications are incorporated herein by reference.

As illustrated in FIG. 9A, a P− substrate donor wafer 900 may be processed to include wafer sized layers of N+ doping 902, P− doping 906, channel 903 and P+ doping 904 across the wafer. The N+ doped layer 902, P− doped layer 906, channel layer 903 and P+ doped layer 904 may be formed by ion implantation and thermal anneal P− substrate donor wafer 900 may include a crystalline material, for example, mono-crystalline (single crystal) silicon. P− doped layer 906 and channel layer 903 may have additional ion implantation and anneal processing to provide a different dopant level than P− substrate donor wafer 900. P− substrate donor wafer 900 may be very lightly doped (less than 1e15 atoms/cm³) or nominally un-doped (less than 1e14 atoms/cm³). P− doped layer 906, channel layer 903, and P+ doped layer 904 may have graded or various layers doping to mitigate transistor performance issues, such as, for example, short channel effects, after the FD-RCAT is formed, and to provide effective body biasing, whether adaptive or dynamic The layer stack may alternatively be formed by successive epitaxially deposited doped silicon layers of N+ doped layer 902, P− doped layer 906, channel layer 903 and P+ doped layer 904, or by a combination of epitaxy and implantation. Annealing of implants and doping may include, for example, conductive/inductive thermal, optical annealing techniques or types of Rapid Thermal Anneal (RTA or spike). The N+ doped layer 902 may have a doping concentration that may be more than 10× the doping concentration of P− doped layer 906 and/or channel layer 903. The P+ doped layer 904 may have a doping concentration that may be more than 10× the doping concentration of P− doped layer 906 and/or channel layer 903. The P− doped layer 906 may have a doping concentration that may be more than 10× the doping concentration of channel layer 903. Channel layer 903 may have a thickness that may allow fully-depleted channel operation when the FD-RCAT transistor is substantially completely formed, such as, for example, less than 5 nm, less than 10 nm, or less than 20 nm.

As illustrated in FIG. 9B, the top surface of the P− substrate donor wafer 900 layer stack may be prepared for oxide wafer bonding with a deposition of an oxide or by thermal oxidation of P+ doped layer 904 to form oxide layer 980. A layer transfer demarcation plane (shown as dashed line) 999 may be formed by hydrogen implantation or other methods as described in the incorporated references. The P− substrate donor wafer 900 and acceptor wafer 910 may be prepared for wafer bonding as previously described and low temperature (less than approximately 400° C.) bonded. Acceptor wafer 910, as described in the incorporated references, may include, for example, transistors, circuitry, and metal, such as, for example, aluminum or copper, interconnect wiring, a metal shield/heat sink layer, and thru layer via metal interconnect strips or pads. The portion of the N+ doped layer 902 and the P− substrate donor wafer 900 that may be above (when the layer stack is flipped over and bonded to the acceptor wafer) the layer transfer demarcation plane 999 may be removed by cleaving or other low temperature processes as described in the incorporated references, such as, for example, ion-cut or other layer transfer methods.

As illustrated in FIG. 9C, oxide layer 980, P+ doped layer 904, channel layer 903, P− doped layer 906, and remaining N+ layer 922 have been layer transferred to acceptor wafer 910. The top surface of N+ layer 922 may be chemically or mechanically polished. Now transistors may be formed with low temperature (less than approximately 400° C. exposure to the acceptor wafer 910) processing and aligned to the acceptor wafer alignment marks (not shown) as described in the incorporated references.

As illustrated in FIG. 9D, the transistor isolation regions 905 may be formed by mask defining and plasma/RIE etching remaining N+ layer 922, P− doped layer 906, channel layer 903, and P+ doped layer 904 substantially to the top of oxide layer 980 (not shown), substantially into oxide layer 980, or into a portion of the upper oxide layer of acceptor wafer 910 (not shown). Additionally, a portion of the transistor isolation regions 905 may be etched (separate step) substantially to P+ doped layer 904, thus allowing multiple transistor regions to be connected by the same P+ doped region 924. A low-temperature gap fill oxide may be deposited and chemically mechanically polished, the oxide remaining in isolation regions 905. The recessed channel 986 may be mask defined and etched thru remaining N+ doped layer 922, P− doped layer 906 and partially into channel layer 903. The recessed channel surfaces and edges may be smoothed by processes, such as, for example, wet chemical, plasma/RIE etching, low temperature hydrogen plasma, or low temperature oxidation and strip techniques, to mitigate high field effects. The low temperature smoothing process may employ, for example, a plasma produced in a TEL (Tokyo Electron Labs) SPA (Slot Plane Antenna) machine. Thus N+ source and drain regions 932, P− regions 926, and channel region 923 may be formed, which may substantially form the transistor body. The doping concentration of N+ source and drain regions 932 may be more than 10× the concentration of channel region 923. The doping concentration of the N− channel region 923 may include gradients of concentration or layers of differing doping concentrations. The doping concentration of N+ source and drain regions 932 may be more than 10× the concentration of P− regions 926. The etch formation of recessed channel 986 may define the transistor channel length. The shape of the recessed etch may be rectangular as shown, or may be spherical (generally from wet etching, sometimes called an S-RCAT: spherical RCAT), or a variety of other shapes due to etching methods and shaping from smoothing processes, and may help control for the channel electric field uniformity. The thickness of channel region 923 in the region below recessed channel 986 may be of a thickness that allows fully-depleted channel operation. The thickness of channel region 923 in the region below N+ source and drain regions 932 may be of a thickness that allows fully-depleted transistor operation.

As illustrated in FIG. 9E, a gate dielectric 907 may be formed and a gate metal material may be deposited. The gate dielectric 907 may be an atomic layer deposited (ALD) gate dielectric that may be paired with a work function specific gate metal in the industry standard high k metal gate process schemes described in the incorporated references. Alternatively, the gate dielectric 907 may be formed with a low temperature processes including, for example, oxide deposition or low temperature microwave plasma oxidation of the silicon surfaces and a gate material with proper work function and less than approximately 400° C. deposition temperature such as, for example, tungsten or aluminum may be deposited. The gate material may be chemically mechanically polished, and the gate area defined by masking and etching, thus forming the gate electrode 908. The shape of gate electrode 908 is illustrative, the gate electrode may also overlap a portion of N+ source and drain regions 932.

As illustrated in FIG. 9F, a low temperature thick oxide 909 may be deposited and planarized, and source, gate, and drain contacts, P+ doped region contact (not shown) and thru layer via (not shown) openings may be masked and etched preparing the transistors to be connected via metallization P+ doped region contact may be constructed thru isolation regions 905, suitably when the isolation regions 905 is formed to a shared P+ doped region 924. Thus gate contact 911 connects to gate electrode 908, and source & drain contacts 940 connect to N+ source and drain regions 932. The thru layer via (not shown) provides electrical coupling among the donor wafer transistors and the acceptor wafer metal connect pads or strips (not shown) as described in the incorporated references.

Persons of ordinary skill in the art will appreciate that the illustrations in FIGS. 9A through 9F are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, a p-channel FD-RCAT may be formed with changing the types of dopings appropriately. Moreover, the P− substrate donor wafer 900 may be n type or un-doped. Further, P− doped channel layer 903 may include multiple layers of different doping concentrations and gradients to fine tune the eventual FD-RCAT channel for electrical performance and reliability characteristics, such as, for example, off-state leakage current and on-state current. Furthermore, isolation regions 905 may be formed by a hard mask defined process flow, wherein a hard mask stack, such as, for example, silicon oxide and silicon nitride layers, or silicon oxide and amorphous carbon layers, may be utilized Moreover, CMOS FD-RCATs may be constructed with n-JLRCATs in a first mono-crystalline silicon layer and p-JLRCATs in a second mono-crystalline layer, which may include different crystalline orientations of the mono-crystalline silicon layers, such as for example, <100>, <111>or <551>, and may include different contact silicides for optimum contact resistance to p or n type source, drains, and gates. Furthermore, P+ doped regions 924 may be utilized for a double gate structure for the FD-RCAT and may utilize techniques described in the incorporated references. Further, efficient heat removal and transistor body biasing may be accomplished on a FD-RCAT by adding an appropriately doped buried layer (N− in the case of a n-FD-RCAT), forming a buried layer region underneath the P+ doped region 924 for junction isolation, and connecting that buried region to a thermal and electrical contact, similar to what is described for layer 1606 and region 1646 in FIGS. 16A-G in the incorporated reference pending U.S. patent application Ser. No. 13/441,923, now U.S. Pat. No. 8,557,632. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims

Defect annealing, such as furnace thermal or optical annealing, of thin layers of the crystalline materials generally included in 3D-ICs to the temperatures that may lead to substantial dopant activation or defect anneal, for example above 600° C., may damage or melt the underlying metal interconnect layers of the stacked 3D-IC, such as copper or aluminum interconnect layers. An embodiment of the invention is to form 3D-IC structures and devices wherein a heat spreading, heat conducting and/or optically reflecting material layer or layers is incorporated between the sensitive metal interconnect layers and the layer or regions being optically irradiated and annealed, or annealed from the top of the 3D-IC stack using other methods. An exemplary generalized process flow is shown in FIGS. 10A-F. An exemplary process flow for an FD-RCAT with an integrated heat spreader is shown in FIGS. 34A-G. The 3D-ICs may be constructed in a 3D stacked layer using procedures outlined in U.S. Patent Application Publication 2012/0129301 (allowed U.S. patent application Ser. No. 13/273,712, now U.S. Pat. No. 8,273,610) and pending U.S. patent application Ser. Nos. 13/441,923 and 13/099,010, now U.S. Pat. Nos. 8,557,632 and 8,581,349. The contents of the foregoing applications are incorporated herein by reference. The topside defect anneal may include optical annealing to repair defects in the crystalline 3D-IC layers and regions (which may be caused by the ion-cut implantation process), and may be utilized to activate semiconductor dopants in the crystalline layers or regions of a 3D-IC, such as, for example, LDD, halo, source/drain implants. The 3D-IC may include, for example, stacks formed in a monolithic manner with thin layers or stacks and vertical connection such as TLVs, and stacks formed in an assembly manner with thick (>2 um) layers or stacks and vertical connections such as TSVs. Optical annealing beams or systems, such as, for example, a laser-spike anneal beam from a commercial semiconductor material oriented single or dual-beam continuous wave (CW) laser spike anneal DB-LSA system of Ultratech Inc., San Jose, Calif., USA (10.6 um laser wavelength) or a short pulse laser (such as 160 ns), with 308 nm wavelength, and large area irradiation such as offered by Excico of Gennevilliers, France, may be utilized Additionally, the defect anneal may include, for example, laser anneals, Rapid Thermal Anneal (RTA), flash anneal, Ultrasound Treatments (UST), megasonic treatments, and/or microwave treatments. The topside defect anneal ambient may include, for example, vacuum, high pressure (greater than about 760 torr), oxidizing atmospheres (such as oxygen or partial pressure oxygen), and/or reducing atmospheres (such as nitrogen or argon). The topside defect anneal may include temperatures of the layer being annealed above about 400° C. (a high temperature thermal anneal), including, for example, 600° C., 800° C., 900° C., 1000° C., 1050° C., 1100° C. and/or 1120° C. The topside defect anneal may include activation of semiconductor dopants, such as, for example, ion implanted dopants or PLAD applied dopants.

As illustrated in FIG. 10A, a generalized process flow may begin with a donor wafer 1000 that may be preprocessed with wafer sized layers 1002 of conducting, semi-conducting or insulating materials that may be formed by deposition, ion implantation and anneal, oxidation, epitaxial growth, combinations of above, or other semiconductor processing steps and methods. For example, donor wafer 1000 and wafer sized layers 1002 may include semiconductor materials such as, for example, mono-crystalline silicon, germanium, GaAs, InP, and graphene. For this illustration, mono-crystalline (single crystal) silicon may be used. The donor wafer 1000 may be preprocessed with a layer transfer demarcation plane (shown as dashed line) 1099, such as, for example, a hydrogen implant cleave plane, before or after (typical) wafer sized layers 1002 are formed. Layer transfer demarcation plane 1099 may alternatively be formed within wafer sized layers 1002. Other layer transfer processes, some described in the referenced patent documents, may alternatively be utilized. Damage/defects to crystalline structure of donor wafer 1000 may be annealed by some of the annealing methods described, for example the short wavelength pulsed laser techniques, wherein the donor wafer 1000 wafer sized layers 1002 and portions of donor wafer 1000 may be heated to defect annealing temperatures, but the layer transfer demarcation plane 1099 may be kept below the temperate for cleaving and/or significant hydrogen diffusion. Dopants in at least a portion of wafer sized layers 1002 may also be electrically activated. Thru the processing, donor wafer 1000 and/or wafer sized layers 1002 could be thinned from its original thickness, and their/its final thickness could be in the range of about 0.01 um to about 50 um, for example, 10 nm, 100 nm, 200 nm, 0.4 um, 1 um, 2 um or 5 um. Donor wafer 1000 and wafer sized layers 1002 may include preparatory layers for the formation of transistors such as, for example, MOSFETS, FinFets, FD-RCATs, BJTs, HEMTs, HBTs, or partially processed transistors (for example, the replacement gate process described in the referenced patent documents). Donor wafer 1000 and wafer sized layers 1002 may include the layer transfer devices and/or layer or layers contained herein this document or referenced patent documents, for example, DRAM Si/SiO2 layers, RCAT doped layers, or starting material doped or undoped monocrystalline silicon, or polycrystalline silicon. Donor wafer 1000 and wafer sized layers 1002 may have alignment marks (not shown). Acceptor wafer 1010 may be a preprocessed wafer that may have fully functional circuitry including metal layers (including aluminum or copper metal interconnect layers that may connect acceptor wafer 1010 transistors) or may be a wafer with previously transferred layers, or may be a blank carrier or holder wafer, or other kinds of substrates suitable for layer transfer processing. Acceptor wafer 1010 may have alignment marks 1090 and metal connect pads or strips 1080 and ray blocked metal interconnect 1081. Acceptor wafer 1010 may include transistors such as, for example, MOSFETS, FinFets, FD-RCATs, BJTs, HEMTs, and/or HBTs. Acceptor wafer 1010 may include shield/heat sink layer 1088, which may include materials such as, for example, Aluminum, Tungsten, Copper, silicon or cobalt based silicides, or forms of carbon such as carbon nanotubes. Shield/heat sink layer 1088 may have a thickness range of about 50 nm to about 1 mm, for example, 50 nm, 100 nm, 200 nm, 300 nm, 500 nm, 0.1 um, 1 um, 2 um, and 10 um. Shield/heat sink layer 1088 may include isolation openings 1086, and alignment mark openings 1087, which may be utilized for short wavelength alignment of top layer (donor) processing to the acceptor wafer alignment marks 1090. Shield/heat sink layer 1088 may include shield path connect 1085 and shield path via 1083. Shield path via 1083 may thermally and/or electrically couple and connect shield path connect 1085 to acceptor wafer 1010 interconnect metallization layers such as, for example, metal connect pads or strips 1080 (shown). If two shield/heat sink layers 1088 are utilized, one on top of the other and separated by an isolation layer common in semiconductor BEOL, such as carbon doped silicon oxide, shield path connect 1085 may also thermally and/or electrically couple and connect each shield/heat sink layer 1088 to the other and to acceptor wafer 1010 interconnect metallization layers such as, for example, metal connect pads or strips 1080, thereby creating a heat conduction path from the shield/heat sink layer 1088 to the acceptor wafer substrate, and a heat sink (shown in FIG. 10F.).

As illustrated in FIG. 10B, two exemplary top views of shield/heat sink layer 1088 are shown. In shield/heat sink portion 1020 a shield area 1022 of the shield/heat sink layer 1088 materials described above and in the incorporated references may include TLV/TSV connects 1024 and isolation openings 1086. Isolation openings 1086 may be the absence of the material of shield area 1022. TLV/TSV connects 1024 are an example of a shield path connect 1085. TLV/TSV connects 1024 and isolation openings 1086 may be drawn in the database of the 3D-IC stack and may formed during the acceptor wafer 1010 processing. In shield/heat sink portion 1030 a shield area 1032 of the shield/heat sink layer 1088 materials described above and in the incorporated references may have metal interconnect strips 1034 and isolation openings 1086. Metal interconnect strips 1034 may be surrounded by regions, such as isolation openings 1086, where the material of shield area 1032 may be etched away, thereby stopping electrical conduction from metal interconnect strips 1034 to shield area 1032 and to other metal interconnect strips. Metal interconnect strips 1034 may be utilized to connect/couple the transistors formed in the donor wafer layers, such as 1002, to themselves from the ‘backside’ or ‘underside’ and/or to transistors in the acceptor wafer level/layer. Metal interconnect strips 1034 and shield/heat sink layer 1088 regions such as shield area 1022 and shield area 1032 may be utilized as a ground plane for the transistors above it residing in the donor wafer layers.

Bonding surfaces, donor bonding surface 1001 and acceptor bonding surface 1011, may be prepared for wafer bonding by depositions (such as silicon oxide), polishes, plasma, or wet chemistry treatments to facilitate successful wafer to wafer bonding.

As illustrated in FIG. 10C, the donor wafer 1000 with wafer sized layers 1002 and layer transfer demarcation plane 1099 may be flipped over, aligned, and bonded to the acceptor wafer 1010. The donor wafer 1000 with wafer sized layers 1002 may have alignment marks (not shown). Various topside defect anneals may be utilized For this illustration, an optical beam such as the laser annealing previously described is used. Optical anneal beams may be optimized to focus light absorption and heat generation at or near the layer transfer demarcation plane (shown as dashed line) 1099 to provide a hydrogen bubble cleave with exemplary cleave ray 1051. The laser assisted hydrogen bubble cleave with the absorbed heat generated by exemplary cleave ray 1051 may also include a pre-heat of the bonded stack to, for example, about 100° C. to about 400° C., and/or a thermal rapid spike to temperatures above about 200° C. to about 600° C. The laser assisted ion-cut cleave may provide a smoother cleave surface upon which better quality transistors may be manufactured. Reflected ray 1053 may be reflected and/or absorbed by shield/heat sink layer 1088 regions thus blocking the optical absorption of ray blocked metal interconnect 1081. Additionally, shield/heat sink layer 1088 may laterally spread and conduct the heat generated by the topside defect anneal, and in conjunction with the dielectric materials (low heat conductivity) above and below shield/heat sink layer 1088, keep the interconnect metals and low-k dielectrics of the acceptor wafer interconnect layers cooler than a damage temperature, such as, for example, 400 C. Annealing of dopants or annealing of damage, such as from the H cleave implant damage, may be accomplished by a rays such as repair ray 1055. A small portion of the optical energy, such as unblocked ray 1057, may hit and heat, or be reflected, by (a few rays as the area of the heat shield openings, such as 1024, is small compared to the die or device area) such as metal connect pads or strips 1080. Heat generated by absorbed photons from, for example, cleave ray 1051, reflected ray 1053, and/or repair ray 1055 may also be absorbed by shield/heat sink layer 1088 regions and dissipated laterally and may keep the temperature of underlying metal layers, such as ray blocked metal interconnect 1081, and other metal layers below it, cooler and prevent damage. Shield/heat sink layer 1088 may act as a heat spreader. A second layer of shield/heat sink layer 1088 (not shown) may have been constructed (during the acceptor wafer 1010 formation) with a low heat conductive material sandwiched between the two heat sink layers, such as silicon oxide or carbon doped ‘low-k’ silicon oxides, for improved thermal protection of the acceptor wafer interconnect layers, metal and dielectrics. Electrically conductive materials may be used for the two layers of shield/heat sink layer 1088 and thus may provide, for example, a Vss and a Vdd plane for power delivery that may be connected to the donor layer transistors above, as well may be connected to the acceptor wafer transistors below. Shield/heat sink layer 1088 may include materials with a high thermal conductivity greater than 10 W/m-K, for example, copper (about 400 W/m-K), aluminum (about 237 W/m-K), Tungsten (about 173 W/m-K), Plasma. Enhanced Chemical Vapor Deposited Diamond Like Carbon-PECVD DLC (about 1000 W/m-K), and Chemical Vapor Deposited (CVD) graphene (about 5000 W/m-K). Shield/heat sink layer 1088 may be sandwiched and/or substantially enclosed by materials with a low thermal conductivity less than 10 W/m-K, for example, silicon dioxide (about 1.4 W/m-K). The sandwiching of high and low thermal conductivity materials in layers, such as shield/heat sink layer 1088 and under & overlying dielectric layers, spreads the localized heat/light energy of the topside anneal laterally and protect the underlying layers of interconnect metallization & dielectrics, such as in the acceptor wafer, from harmful temperatures or damage.

As illustrated in FIG. 10D, the donor wafer 1000 may be cleaved at or thinned to (or past, not shown) the layer transfer demarcation plane 1099, leaving donor wafer portion 1003 and the pre-processed layers 1002 bonded to the acceptor wafer 1010, by methods such as, for example, ion-cut or other layer transfer methods. The layer transfer demarcation plane 1099 may instead be placed in the pre-processed layers 1002. Optical anneal beams may be optimized to focus light absorption and heat generation within or at the surface of donor wafer portion 1003 and provide surface smoothing and/or defect annealing (defects may be from the cleave and/or the ion-cut implantation) with exemplary smoothing/annealing ray 1066. The laser assisted smoothing/annealing with the absorbed heat generated by exemplary smoothing/annealing ray 1066 may also include a pre-heat of the bonded stack to, for example, about 100° C. to about 400° C., and/or a thermal rapid spike to temperatures above about 200° C. to about 600° C. Reflected ray 1063 may be reflected and/or absorbed by shield/heat sink layer 1088 regions thus blocking the optical absorption of ray blocked metal interconnect 1081. Annealing of dopants or annealing of damage, such as from the H cleave implant damage, may be also accomplished by a set of rays such as repair ray 1065. A small portion of the optical energy, such as unblocked ray 1067, may hit and heat, or be reflected, by a few rays (as the area of the heat shield openings, such as 1024, is small) such as metal connect pads or strips 1080. Heat generated by absorbed photons from, for example, smoothing/annealing ray 1066, reflected ray 1063, and/or repair ray 1065 may also be absorbed by shield/heat sink layer 1088 regions and dissipated laterally and may keep the temperature of underlying metal layers, such as ray blocked metal interconnect 1081, and other metal layers below it, cooler and prevent damage. A second layer of shield/heat sink layer 1088 may be constructed with a low heat conductive material sandwiched between the two heat sink layers, such as silicon oxide or carbon doped ‘low-k’ silicon oxides, for improved thermal protection of the acceptor wafer interconnect layers, metal and dielectrics. Shield/heat sink layer 1088 may act as a heat spreader. Electrically conductive materials may be used for the two layers of shield/heat sink layer 1088 and thus may provide, for example, a Vss and a Vdd plane that may be connected to the donor layer transistors above, as well may be connected to the acceptor wafer transistors below.

As illustrated in FIG. 10E, the remaining donor wafer portion 1003 may be removed by polishing or etching and the transferred layers 1002 may be further processed to create second device layer 1005 which may include donor wafer device structures 1050 and metal interconnect layers (such as second device layer metal interconnect 1061) that may be precisely aligned to the acceptor wafer alignment marks 1090. Donor wafer device structures 1050 may include, for example, CMOS transistors such as N type and P type transistors, or any of the other transistor or device types discussed herein this document or referenced patent documents. Second device layer metal interconnect 1061 may include electrically conductive materials such as copper, aluminum, conductive forms of carbon, and tungsten. Donor wafer device structures 1050 may utilize second device layer metal interconnect 1061 and thru layer vias (TLVs) 1060 to electrically couple (connection paths) the donor wafer device structures 1050 to the acceptor wafer metal connect pads or strips 1080, and thus couple donor wafer device structures (the second layer transistors) with acceptor wafer device structures (first layer transistors). Thermal TLVs 1062 may be constructed of thermally conductive but not electrically conductive materials, for example, DLC (Diamond Like Carbon), and may connect donor wafer device structures 1050 thermally to shield/heat sink layer 1088. TLVs 1060 may be constructed out of electrically and thermally conductive materials, such as Tungsten, Copper, or aluminum, and may provide a thermal and electrical connection path from donor wafer device structures 1050 to shield/heat sink layer 1088, which may be a ground or Vdd plane in the design/layout. TLVs 1060 and thermal TLVs 1062 may be also constructed in the device scribelanes (pre-designed in base layers or potential dicelines) to provide thermal conduction to the heat sink, and may be sawed/diced off when the wafer is diced for packaging. Shield/heat sink layer 1088 may be configured to act as an emf (electro-motive force) shield to prevent direct layer to layer cross-talk between transistors in the donor wafer layer and transistors in the acceptor wafer. In addition to static ground or Vdd biasing, shield/heat sink layer 1088 may be actively biased with an anti-interference signal from circuitry residing on, for example, a layer of the 3D-IC or off chip. TLVs 1060 may be formed through the transferred layers 1002. As the transferred layers 1002 may be thin, on the order of about 200 nm or less in thickness, the TLVs may be easily manufactured as a typical metal to metal via may be, and said TLV may have state of the art diameters such as nanometers or tens to a few hundreds of nanometers, such as, for example about 150 nm or about 100 nm or about 50 nm. The thinner the transferred layers 1002, the smaller the thru layer via diameter obtainable, which may result from maintaining manufacturable via aspect ratios. Thus, the transferred layers 1002 (and hence, TLVs 1060) may be, for example, less than about 2 microns thick, less than about 1 micron thick, less than about 0.4 microns thick, less than about 200 nm thick, less than about 150 nm thick, or less than about 100 nm thick. The thickness of the layer or layers transferred according to some embodiments of the invention may be designed as such to match and enable the most suitable obtainable lithographic resolution, such as, for example, less than about 10 nm, 14 nm, 22 nm or 28 nm linewidth resolution and alignment capability, such as, for example, less than about 5 nm, 10 nm, 20 nm, or 40 nm alignment accuracy/precision/error, of the manufacturing process employed to create the thru layer vias or any other structures on the transferred layer or layers. Transferred layers 1002 may be considered to be overlying the metal layer or layers of acceptor wafer 1010. Alignment marks in acceptor wafer 1010 and/or in transferred layers 1002 may be utilized to enable reliable contact to transistors and circuitry in transferred layers 1002 and donor wafer device structures 1050 and electrically couple them to the transistors and circuitry in the acceptor wafer 1010. The donor wafer 1000 may now also be processed, such as smoothing and annealing, and reused for additional layer transfers.

As illustrated in FIG. 10F, a thermal conduction path may be constructed from the devices in the upper layer, the transferred donor layer and formed transistors, to the acceptor wafer substrate and associated heat sink. The thermal conduction path from the donor wafer device structures 1050 to the acceptor wafer heat sink 1097 may include second device layer metal interconnect 1061, TLVs 1060, shield path connect 1085, shield path via 1083, metal connect pads or strips 1080, first (acceptor) layer metal interconnect 1091, acceptor wafer transistors and devices 1093, and acceptor substrate 1095. The elements of the thermal conduction path may include materials that have a thermal conductivity greater than 10 W/m-K, for example, copper (about 400 W/m-K), aluminum (about 237 W/m-K), and Tungsten (about 173 W/m-K). The acceptor wafer interconnects may be substantially surrounded by BEOL dielectric 1096.

A planar fully depleted n-channel Recessed Channel Array Transistor (FD-RCAT) with an integrated shield/heat sink layer suitable for a monolithic 3D IC may be constructed as follows. The FD-RCAT may provide an improved source and drain contact resistance, thereby allowing for lower channel doping (such as undoped), and the recessed channel may provide for more flexibility in the engineering of channel lengths and transistor characteristics, and increased immunity from process variations. The buried doped layer and channel dopant shaping, even to an un-doped channel, may allow for efficient adaptive and dynamic body biasing to control the transistor threshold and threshold variations, as well as provide for a fully depleted or deeply depleted transistor channel. Furthermore, the recessed gate allows for an FD transistor but with thicker silicon for improved lateral heat conduction. Moreover, a heat spreading, heat conducting and/or optically reflecting material layer or layers may be incorporated between the sensitive metal interconnect layers and the layer or regions being optically irradiated and annealed to repair defects in the crystalline 3D-IC layers and regions and to activate semiconductor dopants in the crystalline layers or regions of a 3D-IC without harm to the sensitive metal interconnect and associated dielectrics. FIG. 11A-G illustrates an exemplary n-channel FD-RCAT which may be constructed in a 3D stacked layer using procedures outlined below and in U.S. Patent Application Publication 2012/0129301 (allowed U.S. patent application Ser. No. 13/273,712, now U.S. Pat. No. 8,273,610) and pending U.S. patent application Ser. Nos. 13/441,923 and 13/099,010, now U.S. Pat. Nos. 8,557,632 and 8,581,349. The contents of the foregoing applications are incorporated herein by reference.

As illustrated in FIG. 11A, a P− substrate donor wafer 1100 may be processed to include wafer sized layers of N+ doping 1102, P− doping 1106, channel 1103 and P+ doping 1104 across the wafer. The N+ doped layer 1102, P− doped layer 1106, channel layer 1103 and P+ doped layer 1104 may be formed by ion implantation and thermal anneal. P− substrate donor wafer 1100 may include a crystalline material, for example, mono-crystalline (single crystal) silicon. P− doped layer 1106 and channel layer 1103 may have additional ion implantation and anneal processing to provide a different dopant level than P− substrate donor wafer 1100. P− substrate donor wafer 1100 may be very lightly doped (less than 1e15 atoms/cm³) or nominally un-doped (less than 1e14 atoms/cm³). P− doped layer 1106, channel layer 1103, and P+ doped layer 1104 may have graded or various layers doping to mitigate transistor performance issues, such as, for example, short channel effects, after the FD-RCAT is formed, and to provide effective body biasing, whether adaptive or dynamic The layer stack may alternatively be formed by successive epitaxially deposited doped silicon layers of N+ doped layer 1102, P− doped layer 1106, channel layer 1103 and P+ doped layer 1104, or by a combination of epitaxy and implantation, or by layer transfer. Annealing of implants and doping may include, for example, conductive/inductive thermal, optical annealing techniques or types of Rapid Thermal Anneal (RTA or spike). The N+ doped layer 1102 may have a doping concentration that may be more than 10× the doping concentration of P− doped layer 1106 and/or channel layer 1103. The P+ doped layer 1104 may have a doping concentration that may be more than 10× the doping concentration of P− doped layer 1106 and/or channel layer 1103. The P− doped layer 1106 may have a doping concentration that may be more than 10× the doping concentration of channel layer 1103. Channel layer 1103 may have a thickness that may allow fully-depleted channel operation when the FD-RCAT transistor is substantially completely formed, such as, for example, less than 5 nm, less than 10 nm, or less than 20 nm.

As illustrated in FIG. 11B, the top surface of the P− substrate donor wafer 1100 layer stack may be prepared for oxide wafer bonding with a deposition of an oxide or by thermal oxidation of P+ doped layer 1104 to form oxide layer 1180. A layer transfer demarcation plane (shown as dashed line) 1199 may be formed by hydrogen implantation or other methods as described in the incorporated references. The P− substrate donor wafer 1100 and acceptor wafer 1110 may be prepared for wafer bonding as previously described and low temperature (less than approximately 400° C.) bonded. Acceptor wafer 1110, as described in the incorporated references, may include, for example, transistors, circuitry, and metal, such as, for example, aluminum or copper, interconnect wiring, a metal shield/heat sink layer, and thru layer via metal interconnect strips or pads. Acceptor wafer 1110 may include transistors such as, for example, MOSFETS, FinFets, FD-RCATs, BJTs, HEMTs, and/or HBTs. The portion of the N+ doped layer 1102 and the P− substrate donor wafer 1100 that may be above (when the layer stack is flipped over and bonded to the acceptor wafer) the layer transfer demarcation plane 1199 may be removed by cleaving or other low temperature processes as described in the incorporated references, such as, for example, ion-cut or other layer transfer methods. Damage/defects to crystalline structure of N+ doped layer 1102, P− doped layer 1106, channel layer 1103 and P+ doped layer 1104 may be annealed by some of the annealing methods described, for example the short wavelength pulsed laser techniques, wherein the N+ doped layer 1102, P− doped layer 1106, channel layer 1103 and P+ doped layer 1104 or portions of them may be heated to defect annealing temperatures, but the layer transfer demarcation plane 1199 may be kept below the temperate for cleaving and/or significant hydrogen diffusion. The optical energy may be deposited in the upper layer of the stack, for example in P+ doped layer 1104, and annealing of the other layer may take place via heat diffusion. Dopants in at least a portion of N+ doped layer 1102, P− doped layer 1106, channel layer 1103 and P+ doped layer 1104 may also be electrically activated by the anneal.

As illustrated in FIG. 11C, oxide layer 1180, P+ doped layer 1104, channel layer 1103, P− doped layer 1106, and remaining N+ layer 1122 have been layer transferred to acceptor wafer 1110. The top surface of N+ layer 1122 may be chemically or mechanically polished. Thru the processing, the wafer sized layers such as N+ layer 1122 P+ doped layer 1104, channel layer 1103, and P− doped layer 1106, could be thinned from its original total thickness, and their/its final total thickness could be in the range of about 0.01 um to about 50 um, for example, 10 nm, 100 nm, 200 nm, 0.4 um, 1 um, 2 um or 5 um. Acceptor wafer 1110 may include one or more (two are shown in this example) shield/heat sink layers 1188, which may include materials such as, for example, Aluminum, Tungsten, Copper, silicon or cobalt based silicides, or forms of carbon such as carbon nanotubes. Each shield/heat sink layer 1188 may have a thickness range of about 50 nm to about 1 mm, for example, 50 nm, 100 nm, 200 nm, 300 nm, 500 nm, 0.1 um, 1 um, 2 um, and 10 um. Shield/heat sink layer 1188 may include isolation openings 1187, and alignment mark openings (not shown), which may be utilized for short wavelength alignment of top layer (donor) processing to the acceptor wafer alignment marks (not shown). Shield/heat sink layer 1188 may include one or more shield path connect 1185 and shield path via 1183. Shield path via 1183 may thermally and/or electrically couple and connect shield path connect 1185 to acceptor wafer 1110 interconnect metallization layers such as, for example, acceptor metal interconnect 1181 (shown). Shield path connect 1185 may also thermally and/or electrically couple and connect each shield/heat sink layer 1188 to the other and to acceptor wafer 1110 interconnect metallization layers such as, for example, acceptor metal interconnect 1181, thereby creating a heat conduction path from the shield/heat sink layer 1188 to the acceptor substrate 1195, and a heat sink (shown in FIG. 11G.). Isolation openings 1186 may include dielectric materials, similar to those of BEOL isolation 1196. Acceptor wafer 1110 may include first (acceptor) layer metal interconnect 1191, acceptor wafer transistors and devices 1193, and acceptor substrate 1195. Various topside defect anneals may be utilized For this illustration, an optical beam such as the laser annealing previously described is used. Optical anneal beams may be optimized to focus light absorption and heat generation within or at the surface of N+ layer 1122 and provide surface smoothing and/or defect annealing (defects may be from the cleave and/or the ion-cut implantation) with exemplary smoothing/annealing ray 1166. The laser assisted smoothing/annealing with the absorbed heat generated by exemplary smoothing/annealing ray 1166 may also include a pre-heat of the bonded stack to, for example, about 100° C. to about 400° C., and/or a rapid thermal spike to temperatures above about 200° C. to about 600° C. Reflected ray 1163 may be reflected and/or absorbed by shield/heat sink layer 1188 regions thus blocking the optical absorption of ray blocked metal interconnect 1181. Annealing of dopants or annealing of damage, such as from the H cleave implant damage, may be also accomplished by a set of rays such as repair ray 1165. Heat generated by absorbed photons from, for example, smoothing/annealing ray 1166, reflected ray 1163, and/or repair ray 1165 may also be absorbed by shield/heat sink layer 1188 regions and dissipated laterally and may keep the temperature of underlying metal layers, such as metal interconnect 1181, and other metal layers below it, cooler and prevent damage. Shield/heat sink layer 1188 and associated dielectrics may laterally spread and conduct the heat generated by the topside defect anneal, and in conjunction with the dielectric materials (low heat conductivity) above and below shield/heat sink layer 1188, keep the interconnect metals and low-k dielectrics of the acceptor wafer interconnect layers cooler than a damage temperature, such as, for example, 400° C. A second layer of shield/heat sink layer 1188 may be constructed (shown) with a low heat conductive material sandwiched between the two heat sink layers, such as silicon oxide or carbon doped ‘low-k’ silicon oxides, for improved thermal protection of the acceptor wafer interconnect layers, metal and dielectrics. Shield/heat sink layer 1188 may act as a heat spreader. Electrically conductive materials may be used for the two layers of shield/heat sink layer 1188 and thus may provide, for example, a Vss and a Vdd plane that may be connected to the donor layer transistors above, as well may be connected to the acceptor wafer transistors below. Shield/heat sink layer 1188 may include materials with a high thermal conductivity greater than 10 W/m-K, for example, copper (about 400 W/m-K), aluminum (about 237 W/m-K), Tungsten (about 173 W/m-K), Plasma Enhanced Chemical Vapor Deposited Diamond Like Carbon-PECVD DLC (about 1000 W/m-K), and Chemical Vapor Deposited (CVD) graphene (about 5000 W/m-K). Shield/heat sink layer 1188 may be sandwiched and/or substantially enclosed by materials with a low thermal conductivity (less than 10 W/m-K), for example, silicon dioxide (about 1.4 W/m-K). The sandwiching of high and low thermal conductivity materials in layers, such as shield/heat sink layer 1188 and under & overlying dielectric layers, spreads the localized heat/light energy of the topside anneal laterally and protect the underlying layers of interconnect metallization & dielectrics, such as in the acceptor wafer, from harmful temperatures or damage. Now transistors may be formed with low temperature (less than approximately 400° C. exposure to the acceptor wafer 1110) processing, and may be aligned to the acceptor wafer alignment marks (not shown) as described in the incorporated references. The donor wafer 1100 may now also be processed, such as smoothing and annealing, and reused for additional layer transfers.

As illustrated in FIG. 11D, transistor isolation regions 1105 may be formed by mask defining and plasma/RIE etching remaining N+ layer 1122, P− doped layer 1106, channel layer 1103, and P+ doped layer 1104 substantially to the top of oxide layer 1180 (not shown), substantially into oxide layer 1180, or into a portion of the upper oxide layer of acceptor wafer 1110 (not shown). Additionally, a portion of the transistor isolation regions 1105 may be etched (separate step) substantially to P+ doped layer 1104, thus allowing multiple transistor regions to be connected by the same P+ doped region 1124. A low-temperature gap fill oxide may be deposited and chemically mechanically polished, the oxide remaining in isolation regions 1105. The recessed channel 1186 may be mask defined and etched thru remaining N+ doped layer 1122, P− doped layer 1106 and partially into channel layer 1103. The recessed channel surfaces and edges may be smoothed by processes, such as, for example, wet chemical, plasma/RIE etching, low temperature hydrogen plasma, or low temperature oxidation and strip techniques, to mitigate high field effects. The low temperature smoothing process may employ, for example, a plasma produced in a TEL (Tokyo Electron Labs) SPA (Slot Plane Antenna) machine. Thus N+ source and drain regions 1132, P− regions 1126, and channel region 1123 may be formed, which may substantially form the transistor body. The doping concentration of N+ source and drain regions 1132 may be more than 10× the concentration of channel region 1123. The doping concentration of the N− channel region 1123 may include gradients of concentration or layers of differing doping concentrations. The doping concentration of N+ source and drain regions 1132 may be more than 10× the concentration of P− regions 1126. The etch formation of recessed channel 1186 may define the transistor channel length. The shape of the recessed etch may be rectangular as shown, or may be spherical (generally from wet etching, sometimes called an S-RCAT: spherical RCAT), or a variety of other shapes due to etching methods and shaping from smoothing processes, and may help control for the channel electric field uniformity. The thickness of channel region 1123 in the region below recessed channel 1186 may be of a thickness that allows fully-depleted channel operation. The thickness of channel region 1123 in the region below N+ source and drain regions 1132 may be of a thickness that allows fully-depleted transistor operation.

As illustrated in FIG. 11E, a gate dielectric 1107 may be formed and a gate metal material may be deposited. The gate dielectric 1107 may be an atomic layer deposited (ALD) gate dielectric that may be paired with a work function specific gate metal in the industry standard high k metal gate process schemes described in the incorporated references. Alternatively, the gate dielectric 1107 may be formed with a low temperature processes including, for example, oxide deposition or low temperature microwave plasma oxidation of the silicon surfaces and a gate material with proper work function and less than approximately 400° C. deposition temperature such as, for example, tungsten or aluminum may be deposited. The gate material may be chemically mechanically polished, and the gate area defined by masking and etching, thus forming the gate electrode 1108. The shape of gate electrode 1108 is illustrative, the gate electrode may also overlap a portion of N+ source and drain regions 1132.

As illustrated in FIG. 11F, a low temperature thick oxide 1109 may be deposited and planarized, and source, gate, and drain contacts, P+ doped region contact (not shown) and thru layer via (not shown) openings may be masked and etched preparing the transistors to be connected via metallization P+ doped region contact may be constructed thru isolation regions 1105, suitably when the isolation regions 1105 is formed to a shared P+ doped region 1124. Thus gate contact 1111 connects to gate electrode 1108, and source & drain contacts 1140 connect to N+ source and drain regions 1132.

As illustrated in FIG. 11G, thru layer vias (TLVs) 1160 may be formed by etching thick oxide 1109, gate dielectric 1107, isolation regions 1105, oxide layer 1180, into a portion of the upper oxide layer BEOL isolation 1196 of acceptor wafer 1110 BEOL, and filling with an electrically and thermally conducting material or an electrically non-conducting but thermally conducting material. Second device layer metal interconnect 1161 may be formed by conventional processing. TLVs 1160 may be constructed of thermally conductive but not electrically conductive materials, for example, DLC (Diamond Like Carbon), and may connect the FD-RCAT transistor device and other devices on the top (second) crystalline layer thermally to shield/heat sink layer 1188. TLVs 1160 may be constructed out of electrically and thermally conductive materials, such as Tungsten, Copper, or aluminum, and may provide a thermal and electrical connection path from the FD-RCAT transistor device and other devices on the top (second) crystalline layer to shield/heat sink layer 1188, which may be a ground or Vdd plane in the design/layout. TLVs 1160 may be also constructed in the device scribelanes (pre-designed in base layers or potential dicelines) to provide thermal conduction to the heat sink, and may be sawed/diced off when the wafer is diced for packaging not shown). Shield/heat sink layer 1188 may be configured to act (or adapted to act) as an emf (electro-motive force) shield to prevent direct layer to layer cross-talk between transistors in the donor wafer layer and transistors in the acceptor wafer. In addition to static ground or Vdd biasing, shield/heat sink layer 1188 may be actively biased with an anti-interference signal from circuitry residing on, for example, a layer of the 3D-IC or off chip. A thermal conduction path may be constructed from the devices in the upper layer, the transferred donor layer and formed transistors, to the acceptor wafer substrate and associated heat sink. The thermal conduction path from the FD-RCAT transistor device and other devices on the top (second) crystalline layer, for example, N+ source and drain regions 1132, to the acceptor wafer heat sink 1197 may include source & drain contacts 1140, second device layer metal interconnect 1161, TLV 1160, shield path connect 1185 (shown as twice), shield path via 1183 (shown as twice), metal interconnect 1181, first (acceptor) layer metal interconnect 1191, acceptor wafer transistors and devices 1193, and acceptor substrate 1195. The elements of the thermal conduction path may include materials that have a thermal conductivity greater than 10 W/m-K, for example, copper (about 400 W/m-K), aluminum (about 237 W/m-K), and Tungsten (about 173 W/m-K).

Persons of ordinary skill in the art will appreciate that the illustrations in FIGS. 11A through 11G are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations are possible such as, for example, a p-channel FD-RCAT may be formed with changing the types of dopings appropriately. Moreover, the P− substrate donor wafer 1100 may be n type or un-doped. Further, P− doped channel layer 1103 may include multiple layers of different doping concentrations and gradients to fine tune the eventual FD-RCAT channel for electrical performance and reliability characteristics, such as, for example, off-state leakage current and on-state current. Furthermore, isolation regions 1105 may be formed by a hard mask defined process flow, wherein a hard mask stack, such as, for example, silicon oxide and silicon nitride layers, or silicon oxide and amorphous carbon layers, may be utilized. Moreover, CMOS FD-RCATs may be constructed with n-JLRCATs in a first mono-crystalline silicon layer and p-JLRCATs in a second mono-crystalline layer, which may include different crystalline orientations of the mono-crystalline silicon layers, such as for example, <100>, <111>or <551>, and may include different contact silicides for optimum contact resistance to p or n type source, drains, and gates. Furthermore, P+ doped regions 1124 may be utilized for a double gate structure for the FD-RCAT and may utilize techniques described in the incorporated references. Further, efficient heat removal and transistor body biasing may be accomplished on a FD-RCAT by adding an appropriately doped buried layer (N− in the case of a n-FD-RCAT), forming a buried layer region underneath the P+ doped regions 1124 for junction isolation, and connecting that buried region to a thermal and electrical contact, similar to what is described for layer 1606 and region 1646 in FIGS. 16A-G in the incorporated reference pending U.S. patent application Ser. No. 13/441,923, now U.S. Pat. No. 8,273,610. Implants after the formation of the isolation regions 1105 may be annealed by optical (such as pulsed laser) means as previously described and the acceptor wafer metallization may be protected by the shield/heat sink layer 1188. Many other modifications within the scope of the invention will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

While concepts in this patent application have been described with respect to 3D-ICs with two stacked device layers, those of ordinary skill in the art will appreciate that it can be valid for 3D-ICs with more than two stacked device layers. Additionally, some of the concepts may be applied to 2D ICs.

While ion-cut has been described in previous sections as the method for layer transfer, several other procedures exist that fulfill the same objective. These include:

Lift-off or laser lift-off: Background information for this technology is given in “Epitaxial lift-off and its applications”, 1993 Semicond. Sci. Technol. 8 1124 by P Demeester et al. (“Demeester”).

Porous-Si approaches such as ELTRAN: Background information for this technology is given in “Eltran, Novel SOI Wafer Technology”, JSAP International, Number 4, July 2001 by T. Yonehara and K. Sakaguchi (“Yonehara”) and also in “Frontiers of silicon-on-insulator,” J. Appl. Phys. 93, 4955-4978, 2003 by G. K. Celler and S. Cristoloveanu (“Celler”).

Time-controlled etch-back to thin an initial substrate, Polishing, Etch-stop layer controlled etch-back to thin an initial substrate: Background information on these technologies is given in Celler and in U.S. Pat. No. 6,806,171.

Rubber-stamp based layer transfer: Background information on this technology is given in “Solar cells sliced and diced”, 19 May 2010, Nature News.

The above publications giving background information on various layer transfer procedures are incorporated herein by reference. It is obvious to one skilled in the art that one can form 3D integrated circuits and chips as described in this document with layer transfer schemes described in these publications.

Some embodiments of the invention may include alternative techniques to build IC (Integrated Circuit) devices including techniques and methods to construct 3D IC systems. Some embodiments of the invention may enable device solutions with far less power consumption than prior art. The device solutions could be very useful for the growing application of mobile electronic devices and mobile systems such as, for example, mobile phones, smart phone, and cameras, those mobile systems may also connect to the internet. For example, incorporating the 3D IC semiconductor devices according to some embodiments of the invention within the mobile electronic devices and mobile systems could provide superior mobile units that could operate much more efficiently and for a much longer time than with prior art technology.

Smart mobile systems may be greatly enhanced by complex electronics at a limited power budget. The 3D technology described in the multiple embodiments of the invention would allow the construction of low power high complexity mobile electronic systems. For example, it would be possible to integrate into a small form function a complex logic circuit with high density high speed memory utilizing some of the 3D DRAM embodiments of the invention and add some non-volatile 3D NAND charge trap or RRAM described in some embodiments of the invention. Mobile system applications of the 3D IC technology described herein may be found at least in FIG. 156 of U.S. Pat. No. 8,273,610, the contents of which are incorporated by reference.

Furthermore, some embodiments of the invention may include alternative techniques to build systems based on integrated 3D devices including techniques and methods to construct 3D IC based systems that communicate with other 3DIC based systems. Some embodiments of the invention may enable system solutions with far less power consumption and intercommunication abilities at lower power than prior art. These systems may be called ‘Internet of Things”, or IoT, systems, wherein the system enabler is a 3DIC device which may provide at least three functions: a sensing capability, a digital and signal processing capability, and communication capability. For example, the sensing capability may include a region or regions, layer or layers within the 3DIC device which may include, for example, a MEMS accelerometer (single or multi-axis), gas sensor, electric or magnetic field sensor, microphone or sound sensing (air pressure changes), image sensor of one or many wavelengths (for example, as disclosed in at least U.S. Pat. Nos. 8,283,215 and 8,163,581, incorporated herein by reference), chemical sensing, gyroscopes, resonant structures, cantilever structures, ultrasonic transducers (capacitive & piezoelectric). Digital and signal processing capability may include a region or regions, layer or layers within the 3D IC device which may include, for example, a microprocessor, digital signal processor, micro-controller, FPGA, and other digital land/or analog logic circuits, devices, and subsystems. Communication capability, such as communication from at least one 3D IC of IoT system to another, or to a host controller/nexus node, may include a region or regions, layer or layers within the 3D IC device which may include, for example, an RF circuit and antenna or antennas for wireless communication which might utilize standard wireless communication protocols such as G4, WiFi or Bluetooth, I/O buffers and either mechanical bond pads/wires and/or optical devices/transistors for optical communication, transmitters, receivers, codecs, DACs, digital or analog filters, modulators.

Energy harvesting, device cooling and other capabilities may also be included in the system. The 3DIC inventions disclosed herein and in the incorporated referenced documents enable the IoT system to closely integrate different crystal devices, for example a layer or layers of devices/transistors formed on and/or within mono or poly crystalline silicon combined with a layer or layers of devices/transistors formed on and/or within Ge, or a layer of layers of GaAs, InP, differing silicon crystal orientations, and so on. For example, incorporating the 3D IC semiconductor devices according to some embodiments of the invention as or within the IoT systems and mobile systems could provide superior IoT or mobile systems that could operate much more efficiently and for a much longer time than with prior art technology. The 3D IC technology herein disclosed provides a most efficient path for heterogeneous integration with very effective integration reducing cost and operating power with the ability to support redundancy for long field life and other advantages which could make such an IoT System commercially successful.

Alignment is a basic step in semiconductor processing. For most cases it is part of the overall process flow that every successive layer is patterned when it is aligned to the layer below it. These alignments could all be done to one common alignment mark, or to some other alignment mark or marks that are embedded in a layer underneath. In today's equipment such alignment would be precise to below a few nanometers and better than 40 nm or better than 20 nm and even better than 10 nm. In general such alignment could be observed by comparing two devices processed using the same mask set. If two layers in one device maintain their relative relationship in both devices—to few nanometers—it is clear indication that these layers are aligned each to the other. This could be achieved by either aligning to the same alignment mark (sometimes called a zero mark alignment scheme), or one layer is using an alignment mark embedded in the other layer (sometimes called a direct alignment), or using different alignment marks of layers that are aligned to each other (sometimes called an indirect alignment).

In this document, the connection made between layers of, generally, single crystal, transistors, which may be variously named for example as thermal contacts and vias, Thru Layer Via (TLV), TSV (Thru Silicon Via), may be made and include electrically and thermally conducting material or may be made and include an electrically non-conducting but thermally conducting material or materials. A device or method may include formation of both of these types of connections, or just one type. By varying the size, number, composition, placement, shape, or depth of these connection structures, the coefficient of thermal expansion exhibited by a layer or layers may be tailored to a desired value. For example, the coefficient of thermal expansion of the second layer of transistors may be tailored to substantially match the coefficient of thermal expansion of the first layer, or base layer of transistors, which may include its (first layer) interconnect layers.

Base wafers or substrates, or acceptor wafers or substrates, or target wafers substrates herein may be substantially comprised of a crystalline material, for example, mono-crystalline silicon or germanium, or may be an engineered substrate/wafer such as, for example, an SOI (Silicon on Insulator) wafer or GeOl (Germanium on Insulator) substrate. Similarly, donor wafers herein may be substantially comprised of a crystalline material and may include, for example, mono-crystalline silicon or germanium, or may be an engineered substrate/wafer such as, for example, an SOI (Silicon on Insulator) wafer or GeOl (Germanium on Insulator) substrate, depending on design and process flow choices.

While mono-crystalline silicon has been mentioned as a transistor material in this document, other options are possible including, for example, poly-crystalline silicon, mono-crystalline germanium, mono-crystalline III-V semiconductors, graphene, and various other semiconductor materials with which devices, such as transistors, may be constructed within. Moreover, thermal contacts and vias may or may not be stacked in a substantially vertical line through multiple stacks, layers, strata of circuits. Thermal contacts and vias may include materials such as sp2 carbon as conducting and sp3 carbon as non-conducting of electrical current. Thermal contacts and vias may include materials such as carbon nano-tubes. Thermal contacts and vias may include materials such as, for example, copper, aluminum, tungsten, titanium, tantalum, cobalt metals and/or silicides of the metals. First silicon layers or transistor channels and second silicon layers or transistor channels may be may be substantially absent of semiconductor dopants to form an undoped silicon region or layer, or doped, such as, for example, with elemental or compound species that form a p+, or p, or p−, or n+, or n, or n− silicon layer or region. A heat removal apparatus may include an external surface from which heat transfer may take place by methods such as air cooling, liquid cooling, or attachment to another heat sink or heat spreader structure. Furthermore, raised source and drain contact structures, such as etch and epi SiGe and SiC, and implanted S/Ds (such as C) may be utilized for strain control of transistor channel to enhance carrier mobility and may provide contact resistance improvements. Damage from the processes may be optically annealed. Strain on a transistor channel to enhance carrier mobility may be accomplished by a stressor layer or layers as well.

In this specification the terms stratum, tier or layer might be used for the same structure and they may refer to transistors or other device structures (such as capacitors, resistors, inductors) that may lie substantially in a plane format and in most cases such stratum, tier or layer may include the interconnection layers used to interconnect the transistors on each. In a 3D device as herein described there may at least two such planes called tier, or stratum or layer.

In a 3D IC system stack, each layer/stratum may include a different operating voltage than other layers/stratum, for example, one stratum may have Vcc of 1.0v and another may have a Vcc of 0.7v. For example, one stratum may be designed for logic and have the appropriate Vcc for that process/device node, and another stratum in the stack may be designed for analog devices, and have a different Vcc, likely substantially higher in value-for example, greater than 3 volts, greater than 5 volts, greater than 8 volts, greater than 10 volts. In a 3D IC system stack, each layer/stratum may include a different gate dielectric thickness than other layers/stratum. For example, one stratum may include a gate dielectric thickness of 2 nm and another 10 nm. The definition of dielectric thickness may include both a physical definition of material thickness and an electrically ‘effective’ thickness of the material, given differing permittivity of the materials. In a 3D IC system stack, each layer/stratum may include different gate stack materials than other layers/stratum. For example, one stratum may include a HKMG (High k metal gate) stack and another stratum may include a polycide/silicon oxide gate stack. In a 3D IC system stack, each layer/stratum may include a different junction depth than other layers/stratum. For example, the depth of the junctions may include a FET transistor source or drain, bipolar emitter and contact junctions, vertical device junctions, resistor or capacitor junctions, and so on. For example, one stratum may include junctions of a fully depleted MOSFET, thus its junction depth may be defined by the thickness of the stratum device silicon to the vertical isolation, and the other stratum may also be fully depleted devices with a junction depth defined similarly, but one stratum has a thicker silicon layer than the other with respect to the respective edges of the vertical isolation. In a 3D IC system stack, each layer/stratum may include a different junction composition and/or structure than other layers/stratum. For example, one stratum may include raised source drains that may be constructed from an etch and epitaxial deposition processing, another stratum in the stack may have implanted and annealed junctions or may employ dopant segregation techniques, such as those utilized to form DSS Schottky transistors.

Some 3D device flows presented herein suggest the use of the ELTRAN or modified ELTRAN techniques and in other time a flow is presented using the ion-cut technique. It would be obvious for someone skilled in the art to suggest an alternative process flow by exchanging one layer transfer technique with another. Just as in some steps one could exchange these layer transfer techniques with others presented herein or in other publication such as the bonding of SOI wafer and etch back. These would be variations for the described and illustrated 3D process flows presented herein.

In various places here or in the incorporated by reference disclosures of heat removal techniques have been presented and illustrated. It would be obvious to person skilled in the art to apply these techniques to any of the other variations of 3D devices presented herein.

In various places here or in the incorporated by reference disclosures of repair and redundancy techniques have been presented and illustrated. It would be obvious to person skilled in the art to apply these techniques to any of the other variations of 3D devices presented herein.

In various places here or in the incorporated by reference disclosures memories and other circuit and techniques of customizing and integrating these structures have been presented and illustrated. It would be obvious to person skilled in the art to apply these techniques and structures to any of the other variations of 3D devices presented herein.

It should be noted that one of the design requirements for a monolithic 3D IC design may be that substantially all of the stacked layers and the base or substrate would have their respective dice lines (may be called scribe-lines) aligned. As the base wafer or substrate is processed and multiple circuits may be constructed on semiconductor layers that overlay each other, the overall device may be designed wherein each overlaying layer would have its respective dice lines overlying the dice lines of the layer underneath, thus at the end of processing the entire layer stacked wafer/substrate could be diced in a single dicing step. There may be test structures in the streets between dice lines, which overall may be called scribe-lanes or dice-lanes. These scribe-lanes or dice-lanes may be 10 um wide, 20 um wide, 50 um wide 100 um wide, or greater than 100 um wide depending on design choice and die singulation process capability. The scribe-lanes or dice-lanes may include guard-ring structures and/or other die border structures. In a monolithic 3D design each layer test structure could be connected through each of the overlying layers and then to the top surface to allow access to these ‘buried’ test structure before dicing the wafer. Accordingly the design may include these vertical connections and may offset the layer test structures to enable such connection. In many cases the die borders comprise a protection structure, such as, for example, a guard-ring structure, die seal structure, ESD structure, and others elements. Accordingly in a monolithic 3D device these structures, such as guard rings, would be designed to overlay each other and may be aligned to each other during the course of processing. The die edges may be sealed by a process and structure such as, for example, described in relation to FIG. 183C of incorporated U.S. Pat. No. 8,273,610, and may include aspects as described in relation to FIG. 183A and 183B of same reference. One skilled in the art would recognize that the die seal can be passive or electrically active. On each 3D stack layer, or stratum, the electronic circuits within one die, that may be circumscribed by a dice-lane, may not be connected to the electronic circuits of a second die on that same wafer, that second die also may be circumscribed by a dice-lane. Further, the dice-lane/scribe-lane of one stratum in the 3D stack may be aligned to the dice-lane/scribe-lane of another stratum in the 3D stack, thus providing a direct die singulation vector for the 3D stack of strata/layers.

It will also be appreciated by persons of ordinary skill in the art that the invention is not limited to what has been particularly shown and described hereinabove. For example, drawings or illustrations may not show n or p wells for clarity in illustration. Moreover, transistor channels illustrated or discussed herein may include doped semiconductors, but may instead include undoped semiconductor material. Further, any transferred layer or donor substrate or wafer preparation illustrated or discussed herein may include one or more undoped regions or layers of semiconductor material. Rather, the scope of the invention includes both combinations and sub-combinations of the various features described hereinabove as well as modifications and variations which would occur to such skilled persons upon reading the foregoing description. Thus the invention is to be limited only by the appended claims 

We claim:
 1. A 3D semiconductor device, the device comprising: a first single crystal layer comprising a plurality of first transistors; at least one metal layer interconnecting said first transistors, a portion of said first transistors forming a plurality of logic gates; a plurality of second transistors overlaying said first single crystal layer; at least one connection from said plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying said plurality of second transistors, wherein said plurality of second transistors are self-aligned to said plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, wherein said first memory array comprises said plurality of second transistors and said second memory array comprises said plurality of third transistors, wherein at least one of said plurality of second transistors comprises a polysilicon channel, wherein at least one of said plurality of second transistors is a junction-less transistor, and wherein each of said plurality of second transistors comprises a gate.
 2. The 3D semiconductor device according to claim 1, wherein formation of said gate comprises an Atomic Layer Deposition (ALD).
 3. The 3D semiconductor device according to claim 1, further comprising: a NAND type flash memory comprising said first memory array.
 4. The 3D semiconductor device according to claim 1, further comprising: a top metal layer overlaying said plurality of third transistors, wherein a subset of said plurality of first transistors are part of a peripheral circuit controlling said first memory array.
 5. The 3D semiconductor device according to claim 1, wherein said plurality of second transistors comprises a gate dielectric, and wherein said gate dielectric comprises a low temperature microwave plasma oxide.
 6. The 3D semiconductor device according to claim 1, further comprising: a staircase structure.
 7. The 3D semiconductor device according to claim 1, wherein at least one of said plurality of second transistors overlays at least partially one of said TSVs.
 8. A 3D semiconductor device, the device comprising: a first single crystal layer comprising a plurality of first transistors; at least one metal layer interconnecting said first transistors, a portion of said first transistors forming a plurality of logic gates; a plurality of second transistors overlaying said first single crystal layer; at least one connection from said plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying said plurality of second transistors, wherein said plurality of second transistors are self-aligned to said plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, wherein said first memory array comprises said plurality of second transistors and said second memory array comprises said plurality of third transistors, wherein at least one of said plurality of second transistors comprises a polysilicon channel, wherein at least one of said plurality of second transistors is a junction-less transistor, and said device further comprising: a first set of external connections underlying said one metal layer to connect said device to a first external device; and a second set of external connections overlying said one metal layer to connect said device to a second external device, wherein said first set of external connections comprises said plurality of through silicon vias (TSVs).
 9. The 3D semiconductor device according to claim 8, wherein at least one of said second transistors is a double gate transistor, and wherein each gate of said double gate transistor is independently controlled.
 10. The 3D semiconductor device according to claim 8, wherein at least one of said second transistors overlays at least partially one of said TSVs.
 11. The 3D semiconductor device according to claim 8, further comprising: a NAND type flash memory comprising said first memory array.
 12. The 3D semiconductor device according to claim 8, further comprising: a top metal layer overlaying said plurality of third transistors, wherein a subset of said plurality of first transistors are part of a peripheral circuit controlling said first memory array.
 13. The 3D semiconductor device according to claim 8, further comprising: a first set of external connections underlying said one metal layer to connect said device to a first external device; and a second set of external connections overlying said one metal layer to connect said device to a second external device, wherein said first set of external connections comprises said plurality of through silicon vias (TSVs).
 14. A 3D semiconductor device, the device comprising: a first single crystal layer comprising a plurality of first transistors; at least one metal layer interconnecting said first transistors, a portion of said first transistors forming a plurality of logic gates; a plurality of second transistors overlaying said first single crystal layer; at least one connection from said plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying said plurality of second transistors, wherein said plurality of second transistors are self-aligned to said plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, wherein said first memory array comprises said plurality of second transistors and said second memory array comprises said plurality of third transistors.
 15. The 3D semiconductor device according to claim 14, wherein at least one of said plurality of second transistors comprises a polysilicon channel.
 16. The 3D semiconductor device according to claim 14, wherein at least one of said second transistors is a double gate transistor, and wherein each gate of said double gate transistor is independently controlled.
 17. The 3D semiconductor device according to claim 14, wherein at least one of said second transistors is of the dopant segregated schottky barrier type.
 18. The 3D semiconductor device according to claim 14, wherein at least one of said plurality of second transistors is a junction-less transistor.
 19. The 3D semiconductor device according to claim 14, further comprising: a NAND type flash memory comprising said plurality of second transistors.
 20. The 3D semiconductor device according to claim 14, further comprising: a top metal layer overlaying said plurality of third transistors; and a plurality of fourth transistors overlaying said top metal, wherein a subset of said plurality of first transistors are part of a peripheral circuit controlling said first memory array. 